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ABSTRACT 
This report  describes progress and plans in the a reas  of On-Line 
Computer-Aided Circuit and System Design, and thin-film active de- 
vice investigations. 
Specific topics in the a rea  of on-line design include (i) the tearing of 
networks into subnetworks, for improving computational efficiency; 
(ii) the development of a function-algebra and network production 
rules for making possible the noniterative solution of nonlinear r e -  
sistive networks; (iii) progress in the CIRCAL-I1 on-line circuit-  
design program and data structure;  and (iv) progress in LOTUS, 
an on-line program for block -diagram-system design, 
Research in thin-film active devices has been directed towards an 
investigation of the structural  and electrical  properties of evapo- 
rated gallium arsenide films. The objective of this research is to 
develop a coplanar -electrode, space -charge -limited triode. An 
initial structural study has used transmission electron microscopy 
of GaAs films evaporated on NaCf substrates over the temperature 
range 27OoC to 55OoC. 
films evaporated onto*amorphous glass and quartz substrates.  
Films in the resistivity range 10 
charge-limited current behavior of the form V . Doping 
studies have been made by diffusing from ultrathin evaporated 
layers  of dopant. 
films with the GaAs films have been observed, 
Electrical measurements have been on 
3 7 to 10 ohm-cm have shown space- 
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COMPUTER-AIDED ELECTRONIC CIRCUIT DESIGN 
A. INTRODUCTION 
Progress  in On-Line Computer-Aided Circuit and System Design 
proceeded along several directions: Theoretical work involved con - 
tinuation of research on the tearing of networks and on the functional 
algebra. Under "tearing", we have continued our study of the com- 
putational implications of separating the solution of a large network 
into the solution of smaller o r  "torn" subnetworks, and the subsequent 
interconnection of these solutions for the entire network; 
question here  i s  "when and how" a network should be torn, in order to 
minimize computational effort. Under "functional algebra", we have 
continued to exploit the structure inherent to every network, by 
solving or "inverting" the characterizing systems of nonlinear 
the main 
equations through noniterative means; once again the motivation for 
this research is the reduction of computational effort involved in the 
solution of nonlinear networks and systems. Work also continued on 
the implementation of the CIRCAL-I1 program which is intended to 
serve as  a general-purpose on-line network simulator for use in 
circuit design and in testing algorithms that evolve from our theo- 
retical investigations. The executive, input -edit and data-structure- 
creating portions of this program 
operating at this writing. 
purpose, on-line system simulator LOTUS, a working version of 
have been implemented and a r e  
Finally, work continued on the general- 
which has been implemented. LOTUS differs from CIRCAL-11, in 
that it i s  intended for the simulation of block-diagram systems rather 
than of networks. 
Progress  and work outstanding in each of these areas  of research 
a r e  discussed in greater detail below. 
B. TEARING OF NETWORKS 
Professor M. L .  Dertouzos 
Mr. C. W.  Therrien 
Research Assistant 
Work has continued on the use of tearing techniques fo r  the so -  
lution of l inear and nonlinear networks. 
-1- 
-2 - 
Some time was spent in formulating Kron's method of tearing 
* 
in 
graph-theoretic te rms ,  and in applying the results to nonlinear r e -  
sistive networks. Here, two distinct cases a re  considered. In the 
f i rs t  case,  the subnetworks resulting from tearing of the original 
network a re  assumed to be current-controlled at their  ports of tearing. 
This formulation when applied to strictly l inear networks yields Kron's 
result. 
controlled while others a r e  voltage -controlled or mixed. Here, the 
equations for  solution by tearing a r e  derived together with the a s  - 
sociated conditions for existence and uniqueness of solutions. When 
all subnetworks consists of a single element and (possibly) a source, 
these conditions guarantee the existence of unique solutions for a 
class of nonlinear resistive networks that includes that of Desoer and 
Kat ze ne 1 son. 
In the second case,  some of the subnetworks a r e  current-  
:< $6 
Once the mechanics of solving networks by tearing are  known, the 
question a r i s e s  as  to the way in which a network should be torn so a s  
to yield the solution with the least  computational effort. In order  to 
answer this question fo r  a very general c lass  of networks, a tearing 
model has been formulated. The model postulates the existence of a 
computation function associated with each method of network analysis. 
This computation function has a s  i ts  argument a measure of the size 
of the network graph and represents the computational complexity of 
the solution, which may be, for example, the number of computer 
operations required to produce the network solution. 
complexity for any tear  can then be expressed and compared, and 
some general results can be stated about the tearing of networks. 
These results indicate that the "optimal" tear  splits the networks 
into approximately equal-size subnetworks with ''few" intercon- 
nections, The results also indicate the best alternative t ea r s  when 
The computational 
* 
Kron, G.,  "A Method for Solving Large Physical Systems in Easy 
Stages, Proceedings of the IRE, April, 1954. 
Desoer, 6. and Katzenelson, J . ,  "Nonlinear RLC Networks, Bell 




an optimal tear  does not exist. Moreover, quantitative results are 
possible 
for some specific method of network analysis. 
was used to evaluate the percent reduction in computational complexity 
when a l inear network of 36 nodes i s  torn into two subnetworks. The 
graph of Fig. 1 illustrates the results by showing lines of equal com- 
putational complexity (equicomputation l ines).  Here m is the 
number of nodes in one subnetwork and k i s  the number of nodes at 
the port of tearing. 
when the precise form of the computation function is known 
A computer program 
Note that the physical constraint 2 L k  <min  
m,  36 -m] defines a triangularly shaped region in the k-m plane. 
The number next to each equal-complexity line i s  the percent r e -  
duction of arithmetic operations for t ea r s  mapping into points on that 
line. 
complexity, i . e . ,  where no savings a re  realized. 
The shaded region indicates tears  that increase computational 
Although the kinds of t ea r s  which a re  most effective in reducing 
computational complexity have been determined, there i s  yet no 
satisfactory method for determining if good tears  exist in a given net-  
work. 
currently being explored in order  to establish algorithms that locate 
optimal or "near -optimal" t ea r s  for any network. 
Various topics in the realm of combinatorial mathematics a re  
C .  FUNCTIONAL ALGEBRA 
Professor M.  L.  Dertouzos 
M r .  H.  L .  Graham, 
Research Assistant 
Research in this a r ea  involves continuation of the development of 
The methods being investi- methods for  nonlinear network analysis. 
gated differ from the normal iterative techniques in that an initial 
computing effort i s  spent to "construct" the desired network response 
functions from which, for any given excitation, the response can be 
thereafter e as  ily obtained. 
F i r s t ,  an algebra of functions was developed by which the network- 
response functions can be represented in t e rms  of the basic network- 
element functions. General algebraic techniques have been developed 
for obtaining the function repre sentation from the nonlinear network 
equations. However, representations obtained in this manner 
-4- 
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generally contain operations on functions of n-1 variables, where n 
is the number of network nodes. 
pended in solution depends directly on the order  (number of variables) 
of the functions being manipulated, practical considerations dictate 
the need for representations containing functions of the lowest possi - 
ble order.  F o r  this reason, the concept of "network order" was e s -  
tablished, and i s  explained below. 
Since the computational effort ex- 
Define as members of c lass  N those networks that can be 1 
generated from two -terminal elements (generally nonlinear) by the set  
of Productions shown in Fig.  2 .  
monly known as ser ies  -parallel networks .) 
voltage-current response functions of networks in N can always be 
represented in t e rms  of f i rs t -order  functions. This structural con- 
cept of networks can be extended to higher dimensions by defining a s  
members  of c lass  N2 those networks generated by the Productions 
of Fig. 3 .  
works that can be generated by combinations of networks in lower 
(Networks of this c lass  a re  com- 
The driving-point, 
1 
Similarly, by defining as  members of c lass  Nk those net- 
c lasses  and other members  of Nk, the response functions of any net- 
work contained in Nk can be represented in t e r m s  of functions of 
order  k o r  less .  Thus, we define the order  of a network N to be 
k ,  i f  N E Nk and N # Nk 1. 
niquesfor determining network order  so  that it i s ,  in turn, possible to 
construct network response functions, based on the associated net - 
work production rule s . 
(Note that N1< N2 < N j . .  e tc . )  
Present  research i s  concerned with the development of tech- 
D. CIRCAL-11: GENERAL 
Professor  M. L .  Dertouzos 
Mr .  G. P. Jessel ,  
Research Assistant 
CIRCAL-I1 i s  intended a s  a general system for the on-line 
analysis of networks. 
a r e  loaded (a subset at any one time) into the analysis portion of the 
system to produce results in the form of a graphical or  tabular output. 
It consists basically of a number of files which 
Since the las t  report ,  most of the supervisory software of 
CIRCAL-I1 has been implemented. The file system i s  in operation and 
-6 - 
Fig. 2 Productions of class N,  
Fig. 3 Productions of class N2 
-7 - 
resembles that of the M. I. T. Compatible Time -Shared System (CTSS) 
used on the IBM 7094 at Project MAC. Each user  is allocated a 
certain amount of storage, which will be used in conjunction with 
CIRCAL-11. 
form of files, regardless of the nature of such information. 
types of files allowed include: circuits, nested elements, functions, 
functionals, and defined commands, A user  may create new files o r  
modify an already existing file by employing a single command. 
command i s  a modified version of the CTSS INPUT/EDIT command 
which has been specifically oriented to the type of files and modifi- 
All information needed by CIRCAL-I1 is stored in the 
The 
This 
cations encountered in network analysis. 
The command structure of CIRCAL-I1 is geared toward user  con- 
Considerable effort has been devoted to developing a set  of 
Since CIRCAL-I1 is 
venience. 
commands which a re  both complete and concise. 
intended for a wide range of users ,  two modes of operation a re  pro-  
vided. The f i rs t  has a minimum amount of interaction, while the 
second is oriented toward the less  experienced user  and provides 
numerous diagnostic and instructional aids 
CIRCAL-I1 can be grouped into two sections. 
with file operations such a s  printing, deleting and listing of all o r  
part  of the file directory contents. The second group deals with all 
phases of analysis. 
The commands of 
The first group deals 
A user  initiates execution of analysis by simply providing the 
name of the circuit (file) under investigation and the types of analysis 
which a r e  to  be undertaken. 
multiple-analysis format has been designed (see next section) so as to 
permit efficient network representation and application of each 
analysis algorithm. 
form of a mode file and may also be stored in the file directory. Thus 
for re-analysis of a particular circuit, only those variables to be 
changed, (e. g . ,  a parameter o r  time increment) need be specified. 
The topology of the network can be modified by employing a command 
which edits the data structure. 
data structure of a nested element may be stored in the file directory 
and reloaded whenever that nest is used in a circuit. 
copy of the modified circuit under investigation may be stored at  any 
time of the design process.  
A data structure compatible with this 
Values of program variables a r e  saved in the 
For  efficiency in computation, the 
In addition, a 
-8 - 
Present  work has centered both on the development of the 
CIRCAL-I1 package and on the more theoretical foundations of the 
program. 
capable of displaying any function of the network variables resultant 
f rom any of the analysis routines. 
analysis routines are being converted for use with the CJRCAL-I1 
system. 
the purpose of representing in a most fundamental and efficient way 
the basic elements and operations that make up CIRCAL-11. 
An output routine is currently being written which will be 
In addition, several existing 
Finally, the formal structure of networks is under study for 
E. THE CIRCAL-I1 DATA STRUCTURE 
Professor M. L. Dertouzos 
Mr .  J. Stinger, 
Research Assistant 
Work on the CIRCAL-I1 data structure for the period covered by 
this report was divided approximately equally into a development 
phase and an implementation phase. 
form: a l is t  structure consisting of element beads, (a bead is a block 
The data structure is of a general 
of contiguous memory registers),  node beads, and a network bead. 
The element and node beads, one for each element and node in the 
circuit, contain all the information necessary to completely describe 
that circuit. 
Other features’to be included in the data structure,  such as  the 
stringing together of all element beads, have been resolved. 
pecially helpful in this regard was a study of the data structures used 
o r  potentially usable among existing circuit analysis programs, The 
result  of this study was a chart listing the proposed data structure 
features versus those of the various programs studied. Entries were 
divided into two groups: (1) features which the program must have to  
perform the analysis; 
E s -  
and (2) features which would make the 
analysis more efficient. 
programs were then included in the data structure of CIRCAL-11. 
Those features which were most used by the 
Since only a subset of all  the features of this general data 
structure a re  needed by any given analysis routine, i t  was decided to 
make the data structure variable in size so that only the needed sub- 
set  would be created for analysis purposes. If a designer decides to 
-9 - 
use more  than one analysis routine on a circuit ,  the data-structure is  
automatically adjusted to reflect the union of the features desired by 
each such analysis. In order  that the data structure be amenable to 
future analysis programs with new features, provisions were made in 
the data-structure formulation that allow its  expansion by the designer. 
Implementation of the data structure followed the definition of a 
set  of allowable standard CIRCAL-I1 elements. The Generalized 
String Package of AED was used to create the necessary data- 
structure portions. 
function) had to be defined for each type of string. 
functions allocated to each type of string is contained in a 
(generic type component) bead which i s  consulted by the programs be- 
fore attempting an operation on a string of that type. 
In addition, various functions (such as  a search 
A listing of the 
gtc 
Currently, the data structure can be created directly from any 
circuit file in the u s e r ' s  directory. 
whenever a nest (an element consisting of other elements) is  en- 
countered, a data structure i s  created for it,  unless it already exists.  
The data structure of a nest i s  identical in form to that of the main 
circuit. 
This process i s  recursive in that 
Current work i s  centered on the user  -controlled operators which 
edit. the data structure.  Allowed modifications a r e  the addition o r  de - 
letion of circuit elements, the changing of element values, and the re  - 
placing of one element with another element which has the same 
number of nodes. 
of network size due to the l ist-structure form of the data structure.  
Future work on the data structure involves implementation of that 
operator which stores data structures in the use r ' s  files. 
These modifications a re  easily executed regardless 
F. LOTUS: ON-LINE SIMULATION OF BLOCK DIAGRAM SYSTEMS 
Professor M. L. Dertouzos 
Mr. M. E .  Kaliski, 
Fellow ship Student 
Mr .  K. E. Polzen, 
Research Assistant 
LOTUS is a digital computer program for on-line analysis and 
simulation of block-diagram systems. 
digital, o r  hybrid; with or  without memory; 
These systems may be analog, 
explicit o r  implicit 
-10- 
(i .  e . ,  having loops); 
ized nature, such a s  dynamic systems with integrators as  memory 
elements. Simulation may be conducted in one o r  more dimensions 
such as time and/or space. 
vector or  scalar valued; or  of a more special- 
At the beginning of this research period, an extensive survey of 
existing simulation programs was made, and a set  of system- 
representation fundamentals was established. 
centrated on three major aspects of the program: (1) clarification of 
the system-modeling process and its simulation capabilities, ( 2 ) de - 
veloping algorithms for realizing the system data -structure, and 
( 3  ) implementation of these algorithms in the AED-0 language to  ob- 
tain the f i rs t  operating version of LOTUS. 
scribed below. 
Work was then con- 
These three a reas  a r e  de- 
The basis of the system-modeling process i s  the LOTUS sorting 
This procedure rearranges the user ' s  description of the algorithm. 
interconnected system elements into an ordered l i s t  which allows the 
evaluation process to make a single pass through the system from 
inputs to outputs. 
memoryles s) and breaks the memoryles s loops (in implicit systems) 
by inserting a fictitious "vacuoust' element which acts a s  a book- 
keeping mechanism for  a subsequent iterative evaluation process .  
Optimal behavior in removal of all loops in this manner was shown to 
be equivalent to the optimal selection of a set  of prime implicants 
that realize a given Boolean function; 
nonexhaustive algorithms do not exist. Thus, only a "locally optimal" 
sor t  i s  performed in LOTUS. 
The sort  algorithm detects loops (memory and 
a problem for which general 
Limitations on the generality of the systems to  be simulated by 
LOTUS a re  imposed by the numerical techniques which will be used 
for  systems evaluation. Systems with loops cannot be nested, since 
such systems would require multidimensional iteration schemes which 
a r e  impractical and inefficient. Similarly, in order to simulate 
simultaneous differential equations, all integrator elements must be 
"visible", i . e . ,  integrators a re  not allowed to  be "wrapped up" in 
nests.  
The efficient organization of computer memory into an appropri- 
ate data structure has been dictated by (1) the need to model the 
-11 - 
* 
recursive aspects of system representations, (2) the desire to edit 
system parameters and/or topology through the interactional nature 
of on-line simulation, and (3) the requirement to provide an e f -  
ficient evaluation process.  
been implemented, and a model for any one of the system-types 
mentioned in the introduction can be created. 
The recursive LOTUS data structure has  
The evaluation process involves (1) the definition of a finite do- 
main over which the independent variable(s) will vary,  (2) incre-  
menting these variables in a user  defined manner,  and (3)  making a 
single pass through the data structure to evaluate all system ele - 
ments fo r  each simulation point. 
ation process is  a recursive procedure which t races  through the 
various sub-data-structures, transferring appropriate arguments, 
until it reaches a primitive evaluator, i. e . ,  a precompiled machine - 
code subroutine. 
The actual execution of the evalu- 
F o r  the past few months, work has centered on making oper-  
ational the f i rs t  version of the LOTUS program. 
and free-storage capabilities of the AED-0 language have been ex -  
tensively used. At this writing, explicit memoryless systems can be 
simulated and it i s  expected that systems described by ordinary dif- 
ferential equations will also be analyzed within a short time. 
programming problems a r e  still  to be solved, and timing studies 
must be performed to  a s ses s  the time spent in (1) inputing a system 
description, (2) sorting the system elements, (3)  creating the data 
structure,  and (4) evaluating the system. Finally, the major pro-  
gramming problem which needs additional investigation i s  to determine 
how much more efficient the data structure creation process would be 
if data structures were saved on disc and called in as  needed, ra ther  




"On-Line Simulation of Block -Diagram Systems, ' I  by M .  L .  
Dertouzos, M. E. Kaliski, K. P. Polzen (to be published),November, 
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PART I1 
THIN FILM ACTIVE DEVICE INVESTIGATIONS 
A. INTRODUCTION 
The overall goal of these investigations i s  to obtain a useful active 
device in thin-film form. 
would be the potential for economical batch fabrication, together with, 
other passive elements, by evaporation techniques. There is also 
potential for reduced size of circuits, greater tolerance to severe 
environmental conditions such a s  temperature and radiation, and 
very high gain -bandwidth products. 
The primary advantage of such a device 
During previous reporting periods, work concentrated on space - 
charge -limited triode structures consisting of aluminum grids im-  
bedded between layers of evaporated CdS fi lms. As previously r e -  
ported, problems were encountered with breakdown of the oxide layer 
insulating the grid which cast  doubt on the feasibility of this approach, 
and no further investigations have been made during the present re  - 
porting period. 
field strength found for our plasma-oxidized aluminum films has been 
submitted to the IEEE Proceedings Let ters ,  and will  be published in 
January, 1968. 
A discussion of the thickness variation of breakdown 
A more promising approach, on which work has concentrated 
during this reporting period, i s  a coplanar -electrode triode structure 
operated in a space -charge -limited mode. 
attractive material  for this purpose, since it has a fairly wide energy 
band-gap, can have a high charge ca r r i e r  mobility (in bulk form), and 
should be capable of operation at  high temperatures.  Pr imary  work 
to date has been in the investigation of structural and electrical con- 
duction properties of GaAs films, and i s  reported in the following 
sections. 
Gallium arsenide i s  a most 
Work on coincident -radio -frequency techniques for writing and 
nondestructive readout of thin magnetic -film memories was inactive 
during this period, except fo r  the writing of a final report .  A draft 
has been completed, and the report should be published shortly, 
-17- 
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B. STRUCTURE OF EVAPORATED GALLIUM ARSENIDE FILMS 
Mr. W. S. Nicol 
Staff Member 
Mr. M. Blaho 
Te c hni ci an 
1. Objective 
The investigation of the crystalline structure of evaporated films 
i s  complementary to the measurement of electrical properties. 
Since no measured mobilities exceeding 1 cm /volt-sec have been r e -  
ported for polycrystalline thin GaAs f i lms,  it seems likely that 
higher values should be achieved with ordered crystalline films. 
surface properties (crystal  structure,  lattice constant, orientation, 
adsorbed impurities, temperature,  etc .) of the particular substrate 
used largely determine film texturing and crystalline structure.  
evaporation conditions of the sources (in our case,  separate gallium 




Initial work with GaAs films has made use of rocksalt (NaCP) sub- 
s t ra tes .  
a substrate mater ia l  for device purposes, i t  has been used in this 
phase of the work because it provides a convenient substrate for the 
examination of &gallium arsenide films by transmission electron 
microscopy. 
(close to that of gallium arsenide--5.653 A) and i s  easily cleaved. 
The gallium arsenide films a r e  subsequently easily separated from 
the rocksalt by floating off in distilled water.  
Although it i s  recognized that rocksalt would not be used a s  
0 
Rocksalt has a cubic structure of lattice constant 5.64 A 
0 
2 .  GaAs Fi lms on NaCl Substrated over theRanae 27OoC to 55OoC 
The evaporation source used was described in the previous status 
report  (ESL -SR-322, September, 1967), and has proved highly satis  - 
factory. 
tained from Alcoa and 99.999+% purity arsenic,  obtained from Ameri- 
can Smelting and Refining Company. 
diameter cleaved NaCl sl ices,  2 mm thick. The slices were enclosed 
within an aluminum heater block, and were placed on an apertured 
plate which formed the lower side of the block. The apertures were 
6 mm in diameter so  that the lower (substrate) surface of each NaCl 
Evaporations a r e  made from 99.9999% purity gallium ob - 
The substrates were 13 mm 
-19- 
slice was in contact with the plate over a substantial area.  
couple measurement of the temperature of the plate adjacent to an 
NaCl slice was taken a s  the value of the NaCl surface temperature.  
A thermo- 
Typical transmission electron diffraction patterns for GaAs 
films evaporated on NaCl at temperatures of 27OoC, 33OoC and 55OoC 
a r e  shown in Fig.  4a, by c .  
which correspond to the three most intense lines of u-Ga2O3. 
i s  believed to be the result  of the formation of free gallium which 
subsequently oxidized on exposure to the atmosphere. At 33OoC, 
some texturing is observed a s  shown by weak arcing of the (1 11) and 
(220) reflections. 
the range 1000 A to 3000 A, as  measured from transmission micro-  
graphs. Also, although the structure was still polycrystalline i t  was 
quite distinctly textured [ 1003 a s  shown in Fig. 4c. It was expected 
that a much la rger  crystallite size and greater orientation would be 
observed at  55OoC, than is seen in Fig. 4c, since single crystal 
epitaxial films have been formed by coevaporation by Steinberg and 
Scruggs . However, variable surface properties a re  almost 
certainly presented by rocksalt at temperatures approaching i ts  
melting point (800OC). This is also borne out by our observation 
that different growth rates were found f o r  several rocksalt sl ices 
used during one evaporation. 
Diffuse rings a r e  observed at 27OoC 
This 
At 55OoC, the crystallite size was found to l ie in 
0 0 
1 :: 
The use of NaCl has helped establish the source conditions for 
satisfactory film evaporation. 
and spinel a s  single crystal insulating substrates.  
advantage over sapphire of having a cubic structure.  
artificially grown spinel have been obtained for these investigations. 
Where semi -insulating substrates can be used for electrical measure - 
ments on lower resistivity GaAs fi lms, these will be of single- 
crystal  GaAs and Ge. 
electron diffraction. 
Future investigations will  use sapphire 
Spinel has the 
Samples of 
Film structure will be studied by reflection 
.I -. 






4 Transmission Electron Diffraction of GaAs Films 
Evaporated on Rocksalt Substrates, (1 00 kV) 
Substrate Temperature 270°C 
Substrate Temperature 33OoC 
Substrate Temperature 55OoC 
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C ,  ELECTRICAL CONDUCTION IN GaAs FILMS 
Mr.  W .  S. Nicol 
Staff Member 
Mr .  R.  Greischar 
Graduate Student 
Mr.  M. Blaho 
Technician 
1. Objective 
F o r  the satisfactory fabrication of a thin-film active device it i s  
necessary to measure both the conduction properties of the films 
under various evaporation conditions and the influence of evaporated 
contacts on conduction. The conditions required to form both ohmic 
and Schottky bar r ie r  contacts a r e  extremely important in this respect. 
2 .  Evaporation Conditions Used 
The modified Gunther crucible arrangement developed during the 
previous reporting period has enabled GaAs films of thicknesses up 
to one micron to be grown uniformly over 3" x 1" substrates. 
gallium source temperature range used i s  94OoC to 98OoC. 
higher gallium source temperatures it i s  necessary to increase the 
rate of arsenic evaporation to maintain the much higher impinging 
rate for the arsenic than for the gallium. 
550'6. 
Corning 7059 Pyrex glass, and quartz were used. 
within a hollow aluminum block which contained a ser ies  of ceramic 
tubes heated by tungsten filaments. 
The 
With the 
The substrate temperature range investigated was from 27OoC to 
Amorphous substrates of Fisher microscope glass slides, 
These were heated 
Based on the uniformity of evapo- 
rated film thickness, this arrangement has been shown to be very 
successful in providing uniform substrate temperatures.  
during evaporation were in the range 1 x 10 to r r  to 3 x 
The pressure measurements were made near the vacuum system 
Pressures  
-5 t o r r .  
baseplate and do not indicate the impinging rates of the evaporants. 
Residual gas pressures  were in the range 5 x -6 t o r r  to 3 x 10 t o r r .  
3 .  Influence of Metal Films as  Substrates and Counter -electrodes 
Thin films of aluminum, gold, and silver were evaporated onto 




generally between 500 A and 1000 A thick. 
up to one micron thick were then evaporated over the metal films at  
temperatures of either 27OoC o r  33OoC. 
of either aluminum, indium, gold, or silver were evaporated at 
ambient temperature; the complete structure being evaporated 
during, one pumpdown of the vacuum system. 
Gallium arsenide films 
Finally, counter -electrodes 
In the case of gold and silver substrate films, a reaction was 
observed to occur between the metal and gallium arsenide in that 
the reflectance of the metal films (observed through the quartz o r  
glass substrate) decreased and the resistance of the metal films in- 
creased. 
of the metals with the impinging gallium atoms. ; (It is well known 
that, similar to the case of mercury, gallium alloys readily with gold 
and silver. ) The resistance of the metal films increasing by at 
least  an order of magnitude corresponds to the higher resistance of 
gallium alloys. 
silver films is observed with the addition of a small percentage of 
gallium. The aluminum films did not undergo any such changes, 
possibly due to  passivation of the aluminum by the formation of a 
thin layer of aluminum oxide. 
layer was not detected during subsequent conductivity measurements. 
A few 
It is believed that these effects a r e  the result of alloying 
2 
A marked decrease in the reflectance of gold o r  
However, the presence of any such 
0 0 
The counter-electrodes were of thickness 200 A to 500 A. 
aluminum counter -electrodes were observed to  have a bluish-white 
appearance over parts of the surface, although most films were 
highly reflecting. Several gold films, however, were observed to  
disintegrate several  days after evaporation, with the appearance of a 
white film. On the assumption that any excess gallium occurs at the 
surface of the gallium arsenide films,3 films were evaporated with 
gold counter-electrodes over GaAs films having an excess of gallium. 
The presence of a reaction was obvious. 
evaporated with a prolonged arsenic evaporation after the gallium 
source was switched off. During the As evaporation the substrate 
remained at  the GaAs evaporation temperature. 
was then found with gold counter-electrodes, even on heating the 
completed structure in a i r  to 20OoC. 
GaAs films were then 
No visible reaction 
-23 - 
As described in the following section, it is significant that the 
diode structures thus formed generally had ohmic contact properties, 
even after the prolonged arsenic evaporation described above, 
4. Current-Voltage Characteristics of Metal -GaAs -Metal Films 
Current-voltage characterist ics of A1-GaAs-A1, Al-GaAs-In, 
A1 -GaAs -Au diodes all showed ohmic injection up to a critical volt- 
age. 
variation I V a s  shown in F igs .  5 and 6. This has been 
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Fig. 5 Current-Voltage Variation of A1 -GaAs-In Diode 
4 5 discussed by Rose and Lanyon as corresponding to space-charge- 
limited currents modified by the presence of an exponential dis t r i -  
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evidence of Schottky ba r r i e r  formation, since single crystal gallium 
arsenide forms  Schottky ba r r i e r s  with all the metdls investigated, 
Simple low-resistance paths, for example along grain boundaries o r  
along diffused metal short-circuits, can be ruled out as  giving r i se  to 
the region of ohmic conduction. This reasoning i s  based on the ob- 
servation that several diodes did exhibit purely high-current short - 
circuit characterist ics which were verified as  being linear over 
several o rders  of magnitude of current. 
breakdown occurred, after which the current dropped to the level 
obtained for the diodes in general. The V variation was 
then observed for the nonohmic parts of the characterist ics.  
was observed. It was somewhat surprising that there was no 
C 
On increasing the voltage, 
Tc i- T) /T 
It is believed that alloying, as described in Section 3 above, may 
be responsible for the ohmic contacts on both sides of the GaAs 
films. 
thin surface films of free gallium can be detected by ohmic contact 
behavior of the counter-electrodes. On the other hand, it may also 
be true that alloying occurs during evaporation of the counter- 
electrode. It i s  planned to study the surfaces of GaAs films, in 
which visible reaction with the counter -electrodes occurred, by r e  - 
flection electron diffraction. 
gallium will be detected. 
l ie in the range I d  to 10 ohm-cm. 
measured between electrodes on the same surface of the GaAs film 
were found to be lower than those measured between electrodes on 
opposite sides.  
5. 
If this i s  so, it may well be true that the presence of very 
In this way the presence of free surface 
Film resistivities measured in the ohmic region were found to 
7 Longitudinal resist ivit ies,  
Activation Energy Measurements in GaAs Films 
Activation energies were measured over the range 77OK to 
400°K. 
were the dominant conduction levels regardless of whether conduction 
took place in the plane of the GaAs film o r  normal to i t .  
of annealing and doping on these levels a r e  not yet known. 
These were generally close to 0.06 eV or  0.13 eV, which 
The effects 
A more complete description of the conduction behavior observed 
f o r  the gallium arsenide films will be giv 
preparation. 
a thesis which is in 
. I  -26 - 
D. DOPING STUDIES IN GaAs FILMS 
Mr.  W.  S .  Nicol 
Staff Member 
Mr .  R. Greischar 
Graduate Student 
Mr.  M. Blaho 
Te chni cian 
1. Objective 
It i s  anticipated that GaAs films of both p and n type may be 
In addition the influence of doping on required in an active device. 
mobility i s  not known for the films. Thus, an investigation of doping 
the films by diffusion from evaporated layers  of dopant material  was 
be gun. 
2 .  Diffusion from Evaporated Layers 
Diffusion studies thus far have used copper and tin as dopant 
materials.  
allows control of the degree of doping to be made, even though 
relatively large amounts of dopant (1 -10 mgm) are  evaporated. The 
GaAs films a r e  evaporated in two stages with the dopant film evapo- 
rated between the stages. 
5OO0C for 30 min. 
The use of a large source-to-substrate distance (24 cm) 
Finally, the whole structure i s  heated to 
After cooling to room temperature an aluminum 
electrode i s  evaporated at each end of the film. The GaAs films a r e  
mask-evaporated in the shape of Hall samples. However, due to the 
extremely low mobilities of polycrystalline GaAs films, verification 
of the charge ca r r i e r  sign i s  by thermoelectric power measurement. 
The apparatus which has been constructed for this measurement has 
aluminum blocks which make pressure contact with the aluminum 
electrodes. Aluminum wires a r e  connected to  these blocks to  elimi- 
nate thermocouple effects. A tungsten heater imbedded in a ceramic 
tube i s  placed close to one of the aluminum blocks. 
electric voltage i s  measured with a Keithley 6 0 3  electrometer ampli- 
f ier.  
The thermo- 
This work will be extended to other dopant materials and to ob- 
servation of the effects of various amounts of doping on conduction. 
The use of large-area films will permit optical absorption measure-  




E ,  FUTURE INVESTIGATIONS 
Structural studies of GaAs films will be pursued using reflection 
electron diffraction and possibly X-ray diffraction. 
crystal  substrates of spinel and sapphire will be used. 
insulating substrates can be used, single-crystal GaAs and Ge will 
be used. 
Insulating single - 
Where semi- 
The emphasis of the research on conduction will be in two main 
a reas :  an attempt to achieve useful Hall mobilities and a study of the 
formation of Schottky ba r r i e r s .  
investigations. 
mobility will be studied still using amorphous quartz and glass sub- 
s t ra tes ,  but emphasis will be placed on obtaining la rger  crystallite 
growth with single -crystal substrates.  
Both will be the subject of thesis 
The effect of long-term annealing and doping on 
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